

PhD Position: Perennial hardware accelerators generation

The MOCS team at Lab-STICC ENSTA-Bretagne is searching for a young, motivated and skilled PhD researcher with a strong background in computer engineering.

Position: PhD student

Duration: 36 months *starting date:* September/October 2018

Requirements: Master + European citizen

Where: MOCS team at Lab-STICC ENSTA-Bretagne, Brest

Scientific advisors: Loïc LAGADEC, Frédéric ROUSSEAU

Contact info: loic.lagadec@ensta-bretagne.fr

About Lab-STICC ENSTA-Bretagne

ENSTA Bretagne was founded in 1971 and is a multidisciplinary engineering institute under the auspices of the French Defence Ministry (DGA). ENSTA Bretagne has established itself in the field of IT oriented research, through its laboratory Lab-STICC (UMR 6285), standing for "Information and Communication Science and Technology Laboratory. Lab-STICC is a French National Centre for Scientific Research (CNRS) mixed unit shared with two universities and two other engineering institutes.

Lab-STICC's focus can be summed up in the following motto: COMMUNICATE and DECIDE « from sensor to knowledge » standing for bringing solutions for physical layers at radio- frequency level, designing data transmission and management systems based on advances in both algorithmic and micro-electronic fields, and analysing information to deliver knowledge to final users.

Lab-STICC ENSTA Bretagne has been developing several tools that perform system level design and verification (OBP, <http://www.obpcdl.org/>), high-level synthesis (Morphose), and low-level reconfigurable architecture modelling & design kit (Madeo), that are currently being retargeted to security concerns.

Context

The search for performance (computing power, low consumption, controlled marginal cost, adaptability to changing contexts) motivates the use of reconfigurable technologies such as FPGAs. On the other hand, these technologies suffer from a rapid obsolescence, making them hardly compatible with long-term operational capabilities. This thesis aims to solve this weakness by an overlay approach.

Research Topic

The thesis addresses the sustainability of methods of material developments in a defence context, which is characterized by a time of operational maintenance (MCO) much longer than the typical challenges of civilian. The main issues is fighting against material obsolescence, with no compromise on performances, and avoiding the preventive storage of extra devices, intended to replace faulty elements over time. This requires the ability to port any application on some changing underlying supports, while offering a behaviour / characteristics conformity, so that different generations of devices can co-operate in a transparent manner.

This thesis focuses on FPGA, which shows the appropriate properties for military and / or spatial use (hardened version, excellent cost / performance ratio, reasonable design time, etc.). Unfortunately, FPGAs do not have standardized programming models as found in the software world (runtime-independent programming languages, multi-target compilers, standardized instruction sets). As a consequence neither sources nor binaries are portable from one target to another. The strong coupling between hardware target and compilation and synthesis tools, as well as the lack of virtualization (and even more so on heterogeneous architectures) make "Platform As a Service" (PaaS) approaches impracticable. PaaS / cloud approaches traditionally offer full resource exploitation, multi-tenant sharing, load balancing, task migration, and more, which are little or not present in the FPGA context [1, 2 3]. A partial solution to the problem is provided by the notion of overlay [4,5], which in contrast often leads to degraded performance [6,7], compared to a bare implementation.

The challenge is therefore to obtain effective (FPGA computation acceleration, full use of resources) and adaptable (remotely triggered evolutions) solutions for the different generations to interoperate in a transparent manner. Thus the proposed approach must ensure that the addition, replacement, or removal of devices will be possible without heavy impact.

The thesis will firstly sweep all the alternatives in the state of the art that ensure the durability of material developments. A sensitive issue is the combination of backward compatibility of new devices (ability to work with older devices) with upward compatibility of devices already in circulation (ability to ignore future incompatible versions). For this, the PhD student will rely on a joint expertise, coming from the respective laboratories of the two co-supervisors:

- The first tool (Augh), developed at TIMA, is a high level synthesizer (C to VHDL), that decorates the produced architecture in order to allow controllability. Context extraction is thus made possible at runtime for task migration.
- The second solution (Biniou) is target virtualization via an overlay mechanism (FPGA over FPGA), along with its programming, deployment, and exploitation environments. Only one programming framework is considered, but performance is highly dependent on the overlay.

The thesis aims to converge towards a heterogeneous, coarse overlay architecture. This architecture will be evaluated for a given application class (and ideally representative of defence problems). Ultimately, the automatic extraction of critical parameters for the design of the overlay from a set of reference applications will provide an end-to-end solution.

References:

Internal References

[A] A. Prost-Boucle, O. Muller, F. Rousseau, *Fast and standalone Design Space Exploration for High-Level Synthesis under resource constraints*. In Journal of Systems Architecture - Embedded Systems Design 60(1): 79-93 (2014)

[B] A. Bourge, O. Muller, F. Rousseau, *Generating Efficient Context-Switch Capable Circuits Through Autonomous Design Flow*, In ACM Transactions on Reconfigurable Technology and Systems, Vol. 10, Issue 1, art. 9, December 2016, <http://dx.doi.org/10.1145/2996199>.

[C] M. Najem, T. Bollengier, J-C. Le Lann, L. Lagadec, Extended overlay architectures for heterogeneous FPGA cluster management. Journal of Systems Architecture - Embedded Systems Design 78: 1-14 (2017)

[D] L. Lagadec, C. Teodorov, J.-C. Le Lann, D. Picard, E. Fabiani, Model-driven toolset for embedded reconfigurable cores: Flexible prototyping and software-like debugging. Science of Computer Programming Vol. 96: 156-174 (2014)

PhD thesis

[T1] Alban Bourge, « Changement de contexte matériel sur FPGA, entre équipements reconfigurables et hétérogènes dans un environnement de calcul distribué », Nov. 2016. <http://theses.fr/2016GREAT068> - thèse TIMA

[T2] Théotime Bollengier, « Du Prototypage à l'Exploitation d'Overlays FPGA », Jan. 2018
Thèse ENSTA Bretagne

External References

- [1] A. Iordache, G. Pierre, P. Sanders, J. G. D. F. Coutinho and M. Stillwell, *High Performance in the Cloud with FPGA Groups*, 2016 IEEE/ACM 9th International Conference on Utility and Cloud Computing (UCC), Shanghai, 2016, pp. 1-10.
- [2] S. Yazdanshenas and V. Betz, *Quantifying and mitigating the costs of FPGA virtualization*, 2017 27th International Conference on Field Programmable Logic and Applications (FPL), Ghent, 2017, pp. 1-7. doi: 10.23919/FPL.2017.8056807
- [3] Amazon Web Services. *Developing Cloud Scale FPGA Accelerations Using AWS F1*. Online : <https://h2rc.cse.sc.edu/slides/amazon.pdf>
- [4] A. Brant and G. Lemieux. *ZUMA: An open FPGA overlay architecture*. In Field-Programmable Custom Computing Machines (FCCM), 2012 IEEE 20th Annual International Symposium on, pages 93–96, 2012.
- [5] J. Coole and G. Stitt. *Intermediate fabrics: Virtual architectures for circuit portability and fast placement and routing*. In Hardware/Software Codesign and System Synthesis (CODES+ISSS), 2010 IEEE/ACM/IFIP International Conference on, pages 13–22, Oct 2010.
- [6] J. Coole and G. Stitt. *Adjustable-cost overlays for runtime compilation*. In Field-Programmable Custom Computing Machines (FCCM), 2015 IEEE 23rd Annual International Symposium on, pages 21–24, May 2015.
- [7] D. Koch, C. Beckhoff, and G. Lemieux. *An efficient FPGA overlay for portable custom instruction set extensions*. In Field Programmable Logic and Applications (FPL), 2013 23rd International Conference on, pages 1–8, Sept 2013.
- [8] So H.KH., Liu C. (2016) *FPGA Overlays*. In: Koch D., Hannig F., Ziener D. (eds) *FPGAs for Software Programmers*. Springer, Cham. DOIhttps://doi.org/10.1007/978-3-319-26408-0_16