Vacancy Name: **Digital IC Verification Engineer**

Location City: Athens

Location Country: Greece

**About u-blox**

Swiss-based u-blox (SIX:UBXN) is the global leader in wireless and positioning semiconductors for the automotive, industrial and consumer markets. Our solutions enable people, vehicles and machines to locate their exact position and wirelessly communicate via voice, text or video. With a broad portfolio of chips, modules and software solutions, u-blox is uniquely positioned to allow OEMs to develop innovative solutions that enable mobility quickly and cost-effectively. With headquarters in Thalwil, Switzerland, u-blox is globally present with offices in Europe, Asia and the USA.

**Job Description**

To support the verification of next-generation SoCs in positioning, cellular and short-range applications, u-blox Athens is looking for engineers interested in digital IC verification. To work in u-blox IC team you need to be creative, innovative, enthusiastic about new technologies, and striving for excellence. The ideal candidate will start working on real project tasks with help and guidance of experienced engineers. Through teamwork, training and dedication to personal development, u-blox goal is that every engineer quickly learns about different aspects of verifying complex SoCs, starts contributing to various project tasks, and finally develops himself into an expert in the field.  
Key responsibilities for the engineer will be to contribute in the IP and/or top-level RTL verification, working with the rest of the design and verification team in order to meet the targets set in the verification plan. Verification should meet the highest quality standards using a wide range of methodologies, such as UVM using SystemVerilog, running real applications on emulation or FPGA platforms, and employ formal methods.  
  
**Primary Tasks**

* 2+ years experience in IC Verification methodologies (UVM, Formal, FPGA prototyping, etc.)
* Proficient with RTL languages (SystemVerilog, VHDL)
* Experience and understanding of Random Verification concepts, methodologies and environments
* Exposure to verification techniques and testbenches
* Experience and understanding of coverage driven verification techniques
* Develop and deploy FPGA image creation and debug flows
* Knowledge of DFT verification, IC test vector generation and IC testing and debugging flow
* Clock domain crossing verification
* High-level programming languages (C/C++)
* Exposure to low-level programming and driver development
* Familiar with Unix environment and shell programming/scripting (C-shell, Tcl, Perl, Python)
* Knowledge of SoC hardware components and their software interfaces
* Plan, track, and report for the key IP verification activities
* Technical Documentation and reports (English language)

**Profile**

* PhD/MS or BS in engineering with a focus on digital IC Design/Verification and FPGA development
* 2+ years of experience in a related field
* Good understanding of IC Verification methodologies and particularly UVM verification environments
* Good knowledge in embedded software development
* Strive for innovation and adoption of leading edge solutions
* Used to and comfortable with team working
* Used to work independently and precisely
* Experience in commercial HDL design: Embedded CPU, bus-systems, peripherals, co-processors, memories, clock- and power-management
* Excellent skills in ASIC and FPGA design tool usage, e.g. Cadence, Xilinx toolchains
* Experience in communication systems IP design: DSP, hardware accelerators, co-processors, dedicated IP
* Experience with version control systems
* Good communications skills
* Good English skills
* Greek (or EU) citizen or holder of a valid Greek work permit

Contact

Are you interested in this challenging position within an international work environment in a successful company? Apply now! You will be working with a motivated team in an exciting technology. We are looking forward to receiving your application.

https://ublox.secure.force.com/recruit/fRecruit\_\_ApplyJob?vacancyNo=VN700